

Cortex-M4F Instructions used in ARM Assembly for Embedded Applications (ISBN 978-1-09254-223-4)

Function Call/Return		Operation	Notes	Clock Cycles
BL	label	LR \leftarrow return address; PC \leftarrow address of label	BL is used to call a function BX LR is used as function return	2-4
BLX	R _n	LR \leftarrow return address; PC \leftarrow R _n		
BX	R _n	PC \leftarrow R _n		
B	label	PC \leftarrow address of label		
Load Integer Constant		Operation	Flags	Notes
ADR	R _d ,label	R _d \leftarrow address of label		PC-4095 \leq address \leq PC+4095
MOV{S}	R _d , constant	R _d \leftarrow constant	NZ	0 \leq constant \leq 255 (FF ₁₆) & a few others
MVN{S}	R _d , constant	R _d \leftarrow ~constant	NZ	0 \leq constant \leq 255 (FF ₁₆) & a few others
MOVW	R _d , constant	R _d \leftarrow constant		0 \leq constant \leq 65535 (FFFF ₁₆)
MOVT	R _d , constant	R _d _{<31..16>} \leftarrow constant		0 \leq constant \leq 65535 (FFFF ₁₆)
Load/Store Memory		Operation	Bits	Notes
LDRB	R _d , [address mode]	R _d \leftarrow memory<7..0> (zero extended)	8	R _d _{<31..8>} \leftarrow 24 0's
LDRSB	R _d , [address mode]	R _d \leftarrow memory<7..0> (sign extended)	8	R _d _{<31..8>} \leftarrow 24 copies of R _d _{<7>}
LDRH	R _d , [address mode]	R _d \leftarrow memory<15..0> (zero extended)	16	R _d _{<31..16>} \leftarrow 16 0's
LDRSH	R _d , [address mode]	R _d \leftarrow memory<15..0> (sign extended)	16	R _d _{<31..16>} \leftarrow 16 copies of R _d _{<16>}
LDR	R _d , [address mode]	R _d \leftarrow memory<31..0>	32	
LDRD	R _t ,R _{t2} , [address mode]	R _{t2} .R _t \leftarrow memory<63..0>	64	Can't use register offset adrs mode
STRB	R _d , [address mode]	R _d \rightarrow memory<7..0>	8	
STRH	R _d , [address mode]	R _d \rightarrow memory<15..0>	16	
STR	R _d , [address mode]	R _d \rightarrow memory<31..0>	32	
STRD	R _t ,R _{t2} , [address mode]	R _{t2} .R _t \rightarrow memory<63..0>	64	Can't use register offset adrs mode
Load/Store Multiple		Operation		Notes
POP	{register list}	registers \leftarrow memory[SP]; SP+=4×#registers		regs: Not SP; PC/LR, but not both
PUSH	{register list}	SP-=4×#registers; registers \rightarrow memory[SP]		regs: Neither SP or PC.
LDMIA	R _n !, {register list}	registers \leftarrow memory[R _n]		if "!" is appended, then R _n += 4×#registers
STMIA	R _n !, {register list}	registers \rightarrow memory[R _n]		
LDMDB	R _n !, {register list}	registers \leftarrow memory[R _n - 4×#registers]		
STMDB	R _n !, {register list}	registers \rightarrow memory[R _n - 4×#registers]		
Move / Add / Subtract		Operation	Flags	operand2 options: Clock Cycles
MOV{S}	R _d ,R _n	R _d \leftarrow R _n	NZ	1. constant 2. R _m (a register) 3. R _m ,shift (Any kind of shift)
ADD{S}	R _d ,R _n ,operand2	R _d \leftarrow R _n + operand2	NZCV	
ADC{S}	R _d ,R _n ,operand2	R _d \leftarrow R _n + operand2 + C	NZCV	
SUB{S}	R _d ,R _n ,operand2	R _d \leftarrow R _n - operand2	NZCV	
SBC{S}	R _d ,R _n ,operand2	R _d \leftarrow R _n - operand2 + C - 1	NZCV	
RSB{S}	R _d ,R _n ,operand2	R _d \leftarrow operand2 - R _n	NZCV	

Cortex-M4F Instructions used in ARM Assembly for Embedded Applications (ISBN 978-1-09254-223-4)

Multiply / Divide	Operation	Flags	Notes	Clock Cycles
MUL{S}	$R_d \leftarrow (R_n \times R_m) < 31..0 >$	NZC	$32 \leftarrow 32 \times 32$; C undefined	1
MLA	$R_d \leftarrow R_a + (R_n \times R_m) < 31..0 >$		$32 \leftarrow 32 + 32 \times 32$	
MLS	$R_d \leftarrow R_a - (R_n \times R_m) < 31..0 >$		$32 \leftarrow 32 - 32 \times 32$	
SMMUL{R}	$R_d \leftarrow (R_n \times R_m) < 63..32 >$		Upper half of signed 64-bit product; Append R: Round towards $+\infty$ (Adds 0x80000000 to the 64-bit product)	1
SMMLA{R}	$R_d \leftarrow R_a + (R_n \times R_m) < 63..32 >$			
SMMLS{R}	$R_d \leftarrow R_a - (R_n \times R_m) < 63..32 >$			
[S] MULL	$R_{dhi}R_{dlo} \leftarrow R_n \times R_m$		Signed/Unsigned: $64 \leftarrow 32 \times 32$	
[S] MLAL	$R_{dhi}R_{dlo} \leftarrow R_{dhi}R_{dlo} + R_n \times R_m$		Signed/Unsigned: $64 \leftarrow 64 + 32 \times 32$	
[S] DIV	$R_d \leftarrow R_n / R_m$		Signed/Unsigned: $32 \leftarrow 32 \div 32$	2-12

Saturating Instructions	Operation	Min	Max	operand2 options	Clock Cycles	
SSAT	$R_d \leftarrow \text{operand2}$	-2^{n-1}	$2^{n-1}-1$	1. R_m (a register) 2. R_m, ASR constant 3. R_m, LSL constant	1	
USAT	$R_d \leftarrow \text{operand2}$	0	2^n-1			
QADD	$R_d \leftarrow R_n + R_m$	-2^{31}	$2^{31}-1$			
QSUB	$R_d \leftarrow R_n - R_m$		(Q $\leftarrow 1$ if saturates)			

SIMD Signed Saturating ADD/SUB	Operation	Min to Max	Notes	Clock Cycles
QADD [8] [16]	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] + R_m[\text{bits}]$	8: -2^7 to $+2^{7-1}$ 16: -2^{15} to $+2^{15-1}$	For bytes 0-3: bits 7..0, 15..8, 23..16, & 31..24 (No flags affected)	1
QSUB [8] [16]	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] - R_m[\text{bits}]$			

SIMD Unsigned Saturating ADD/SUB	Operation	Min to Max	Notes	Clock Cycles
UQADD [8] [16]	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] + R_m[\text{bits}]$	8: 0 to 2^{8-1} 16: 0 to 2^{16-1}	For halfwords 0 and 1: bits 15..0 & 31..16 (No flags affected)	1
UQSUB [8] [16]	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] - R_m[\text{bits}]$			

SIMD Signed Non-Saturating ADD/SUB	Operation	GE Flags	Notes	Clock Cycles
SADD [8] [16]	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] + R_m[\text{bits}]$	$\text{sum} \geq 0 ? 1 : 0$	Parallel operations: Four 8-bit operations, or two 16-bit operations	1
SSUB [8] [16]	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] - R_m[\text{bits}]$	$\text{diff} \geq 0 ? 1 : 0$		

SIMD Unsigned Non-Saturating ADD/SUB	Operation	GE Flags	Notes	Clock Cycles
UADD [8] [16]	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] + R_m[\text{bits}]$	overflow ? 1 : 0	Parallel operations: Four 8-bit operations, or two 16-bit operations	1
USUB [8] [16]	$R_d[\text{bits}] \leftarrow R_n[\text{bits}] - R_m[\text{bits}]$	$\text{diff} \geq 0 ? 1 : 0$		

Cortex-M4F Instructions used in ARM Assembly for Embedded Applications (ISBN 978-1-09254-223-4)

Q and GE Flag Instructions		Operation	Notes	Clock Cycles
SEL	R _d , R _n , R _m	R _d [bits] \leftarrow (GE[byte] = 1) ? R _n [bits] : R _m [bits]	For bytes 0-3: bits 7..0, 15..8, 23..16, & 31..24	1
MRS	R _d , APSR	R _d <31..27> \leftarrow NZCVQ R _d <19..16> \leftarrow GE flags	All other bits of R _d are filled with zeroes.	
MSR	APSR_nzcvq, R _n	NZCVQ \leftarrow R _n <31..27>	Other flags in the PSR are not affected.	
MSR	APSR_g, R _n	GE flags \leftarrow R _n <19..16>		

SIMD Multiply Instructions		Operation	Notes	Clock Cycles
SMUAD	R _d , R _n , R _m	R _d \leftarrow R _n <15..00> \times R _m <15..00> + R _n <31..16> \times R _m <31..16>	Sets Q flag if an addition or subtraction overflows; does not saturate.	1
SMUSD	R _d , R _n , R _m	R _d \leftarrow R _n <15..00> \times R _m <15..00> - R _n <31..16> \times R _m <31..16>		
SMLAD	R _d , R _n , R _m , R _a	R _d \leftarrow R _a + R _n <15..00> \times R _m <15..00> + R _n <31..16> \times R _m <31..16>		
SMLSD	R _d , R _n , R _m , R _a	R _d \leftarrow R _a + R _n <15..00> \times R _m <15..00> - R _n <31..16> \times R _m <31..16>		
SMLALD	R _{dlo} , R _{dhi} , R _n , R _m	R _{dhi} .R _{dlo} += R _n <15..00> \times R _m <15..00> + R _n <31..16> \times R _m <31..16>		
SMLS LD	R _{dlo} , R _{dhi} , R _n , R _m	R _{dhi} .R _{dlo} += R _n <15..00> \times R _m <15..00> - R _n <31..16> \times R _m <31..16>		

Appending "X" to instruction mnemonic changes operand2s to R_n<15..00> \times R_m<31..16> and R_n<31..16> \times R_m<15..00>.

Signed Multiply Halfwords		Operation	Notes	Clock Cycles
SMULBB	R _d , R _n , R _m	R _d \leftarrow R _n <15..00> \times R _m <15..00>	32 \leftarrow 16 \times 16	1
SMULBT	R _d , R _n , R _m	R _d \leftarrow R _n <15..00> \times R _m <31..16>		
SMULTB	R _d , R _n , R _m	R _d \leftarrow R _n <31..16> \times R _m <15..00>		
SMULTT	R _d , R _n , R _m	R _d \leftarrow R _n <31..16> \times R _m <31..16>		

Pack Halfwords		Operation	operand2 options:	Notes	Clock Cycles
PKHBT	R _d , R _n , operand2	Btm: R _d <15..00> \leftarrow R _n <15..00> Top: R _d <31..16> \leftarrow operand2<31..16>	1. R _m (a register) 2. R _m , LSL constant 3. R _m , ASR constant	Shift constants: LSL: 1-31 ASR: 1-32	1
PKHTB	R _d , R _n , operand2	Top: R _d <31..16> \leftarrow R _n <31..16> Btm: R _d <15..00> \leftarrow operand2<15..00>			

Compare Instructions		Operation	operand2 options:	Notes	Clock Cycles
CMP	R _n , operand2	R _n - operand2	1. constant 2. R _m (a register) 3. R _m , shift (any kind of shift)	Updates: NZCV	1
CMN	R _n , operand2	R _n + operand2		Updates: NZCV	
TST	R _n , operand2	R _n & operand2		Updates: NZC	
TEQ	R _n , operand2	R _n ^ operand2		Updates: NZC	

Zero/Sign-Extend Instructions		Operation	operand2 options:	Clock Cycles
[S] XTB	R _d , operand2	R _d \leftarrow Sign (S) extend or Unsigned (U) extend operand2<7..0>	1. R _m (a register) 2. R _m , ROR constant (constant=8, 16 or 24)	1
[S] XTH	R _d , operand2	R _d \leftarrow Sign (S) extend or Unsigned (U) extend operand2<15..0>		

Cortex-M4F Instructions used in ARM Assembly for Embedded Applications (ISBN 978-1-09254-223-4)

Conditional Branch Instructions		Operation	Notes			Clock Cycles			
Bcc	label	Branch to <i>label</i> if "cc" is true	"cc" is a condition code			1 (Fail) or 2-4			
CBZ	R _n , label	Branch to <i>label</i> if R _n =0	Can't use in an IT block						
CBNZ	R _n , label	Branch to <i>label</i> if R _n ≠0	Can't use in an IT block						
ITC ₁ C ₂ C ₃	condition code	Each c _i is one of T, E, or empty	Controls 1-4 instructions			1			
Shift Instructions		Operation	Flags	operand2 options	Notes	Clock Cycles			
ASR{S}	R _d ,R _n ,operand2 // 1-32 bits	R _d ← R _n >> operand2 (arithmetic shift right)	NZC	1. constant 2. R _m (a register) When operand2 is a constant: LSL: shifts 0-31 bits; ASR,LSR,ROR: 1-32 bits	Sign extends	1			
LSL{S}	R _d ,R _n ,operand2 // 1-31 bits	R _d ← R _n << operand2 (logical shift left)	NZC		Zero fills				
LSR{S}	R _d ,R _n ,operand2 // 1-32 bits	R _d ← R _n >> operand2 (logical shift right)	NZC		right rotate				
ROR{S}	R _d ,R _n ,operand2 // 1-31 bits	R _d ← R _n >> operand2 (rotate right)	NZC		RRX shifts only by 1 bit.				
RRX{S}	R _d ,R _n // 1 bit	R _d ← R _n >> 1; R _d <31> ← C; C ← R _n <0>	NZC	33-bit rotate w/C					
Bitwise Instructions		Operation	Flags	operand2 options	Notes	Clock Cycles			
AND{S}	R _d ,R _n ,operand2	R _d ← R _n & operand2	NZC	1. constant 2. R _m (a register) 3. R _m ,shift (Any kind of shift)		1			
ORR{S}	R _d ,R _n ,operand2	R _d ← R _n operand2	NZC						
EOR{S}	R _d ,R _n ,operand2	R _d ← R _n ^ operand2	NZC						
BIC{S}	R _d ,R _n ,operand2	R _d ← R _n & ~operand2	NZC						
ORN{S}	R _d ,R _n ,operand2	R _d ← R _n ~operand2	NZC						
MVN{S}	R _d ,operand2	R _d ← ~operand2	NZC						
Bitfield Instructions		Operation	Notes			Clock Cycles			
BFC	R _d ,lsb,width	SelectedBitfieldOf(R _d) ← 0				1			
BFI	R _d ,R _n ,lsb,width	SelectedBitfieldOf(R _d) ← LSBitsOf(R _n)							
SBFX	R _d ,R _n ,lsb,width	R _d ← SelectedBitfieldOf(R _n)	Sign extends						
UBFX	R _d ,R _n ,lsb,width	R _d ← SelectedBitfieldOf(R _n)	Zero extends						
Bits / Bytes / Words		Operation	Notes			Clock Cycles			
CLZ	R _d ,R _n	R _d ← CountLeadingZeroesOf(R _n)	#leading 0's = 0-32			1			
RBIT	R _d ,R _n	R _d ← ReverseBitOrderOf(R _n)							
REV	R _d ,R _n	R _d ← ReverseByteOrderOf(R _n)							
Pseudo-Instructions		Operation	Flags	Replaced by		Clock Cycles			
LDR	R _d =constant	R _d ← constant		MOV, MVN, MOVW, or LDR		1			
NEG	R _d ,R _n	R _d ← -R _n	NZCV	RSBS R _d ,R _n ,0					
CPY	R _d ,R _n	R _d ← R _n		MOV R _d ,R _n					

Cortex-M4F Instructions used in ARM Assembly for Embedded Applications (ISBN 978-1-09254-223-4)

Floating-Point PUSH/POP		Operation	Clock Cycles
V PUSH	{FP register list}	SP -= 4 × # registers, copy registers to memory[SP]	
V POP	{FP register list}	Copy memory[SP] to registers, SP += 4 × # registers	1 + # registers
Floating-Point Load Constant			Clock Cycles
VMOV	S _d ,fpconstant	fpconstant must be ±m × 2 ⁻ⁿ , (16 ≤ m ≤ 31; 0 ≤ n ≤ 7)	1
Floating-Point Copy Registers		Operation	Clock Cycles
VMOV	S _d ,S _m	S _d ← S _m	
VMOV	R _d ,S _m	R _d ← S _m	1
VMOV	S _d ,R _m	S _d ← R _m	
VMOV	R _t ,R _{t2} ,S _m ,S _{m+1}	R _t ← S _m ; R _{t2} ← S _{m+1} (S _m , S _{m+1} adjacent regs)	
VMOV	S _m ,S _{m+1} ,R _t ,R _{t2}	S _m ← R _t ; S _{m+1} ← R _{t2} (S _m , S _{m+1} adjacent regs)	2
Floating-Point Load Registers		Operation	Clock Cycles
VLDR	S _d ,[R _n]	S _d ← memory32[R _n]	
VLDR	S _d ,[R _n ,constant]	S _d ← memory32[R _n + constant]	2
VLDR	S _d ,label	S _d ← memory32[Address of label]	
VLDR	D _d ,[R _n]	D _d ← memory64[R _n]	
VLDR	D _d ,[R _n ,constant]	D _d ← memory64[R _n + constant]	3
VLDR	D _d ,label	D _d ← memory64[Address of label]	
VLDmia	R _n !,{FP register list}	FP registers ← memory, R _n = lowest address; Updates R _n if write-back flag (!) is included.	
VLDmDB	R _n !,{FP register list}	FP registers ← memory, R _n -4 = highest address; Must append (!) and always updates R _n	1 + # registers
Floating-Point Store Registers		Operation	Clock Cycles
VSTR	S _d ,[R _n]	S _d → memory32[R _n]	
VSTR	S _d ,[R _n ,constant]	S _d → memory32[R _n + constant]	2
VSTR	D _d ,[R _n]	D _d → memory64[R _n]	
VSTR	D _d ,[R _n ,constant]	D _d → memory64[R _n + constant]	3
VSTMIA	R _n !,{FP register list}	FP registers → memory, R _n = lowest address; Updates R _n if write-back flag (!) is included.	
VSTMDB	R _n !,{FP register list}	FP registers → memory, R _n -4 = highest address; Must append (!) and always updates R _n	1 + # registers

Cortex-M4F Instructions used in ARM Assembly for Embedded Applications (ISBN 978-1-09254-223-4)

Floating-Point Convert Representation	Operation	Clock Cycles
VCVT.F32.U32 S_d, S_m	$S_d \leftarrow (\text{float}) S_m$, where S_m is an unsigned integer	
VCVT.F32.S32 S_d, S_m	$S_d \leftarrow (\text{float}) S_m$, where S_m is a 2's comp integer	
VCVT{R}.U32.F32 S_d, S_m	$S_d \leftarrow (\text{uint32_t}) S_m$	Rounded if suffix "R" is appended using current rounding mode (FPSCR bits 23 and 22, default is nearest even)
VCVT{R}.S32.F32 S_d, S_m	$S_d \leftarrow (\text{int32_t}) S_m$	

Floating-Point Arithmetic	Operation	Clock Cycles
VADD.F32 S_d, S_n, S_m	$S_d \leftarrow S_n + S_m$	
VSUB.F32 S_d, S_n, S_m	$S_d \leftarrow S_n - S_m$	
VNEG.F32 S_d, S_m	$S_d \leftarrow -S_m$	
VABS.F32 S_d, S_m	$S_d \leftarrow S_m $; (clears FPU sign bit, N)	
VMUL.F32 S_d, S_n, S_m	$S_d \leftarrow S_n \times S_m$	
VDIV.F32 S_d, S_n, S_m	$S_d \leftarrow S_n \div S_m$	
VSQRT.F32 S_d, S_m	$S_d \leftarrow \sqrt{S_m}$	14
VMLA.F32 S_d, S_n, S_m	$S_d \leftarrow S_d + S_n \times S_m$	
VMLS.F32 S_d, S_n, S_m	$S_d \leftarrow S_d - S_n \times S_m$	3

Floating-Point Compare	Operation	Clock Cycles
VCMP.F32 S_d, S_m	Computes $S_d - S_m$ and updates FPU Flags in FPSCR	
VCMP.F32 $S_d, 0.0$	Computes $S_d - 0$ and updates FPU Flags in FPSCR	
VMRS	Core CPU Flags \leftarrow FPU Flags (Needed between VCMP.F32 and conditional branch)	1

Addressing Modes for floating-point load and store instructions (VLDR & VSTR):

Addressing Mode	Syntax	Meaning	Example
Immediate Offset	[R _n]	address = R _n	[R5]
	[R _n ,constant]	address = R _n + constant	[R5,100]

Shift Codes:

Any of these may be applied as the "shift" option of "operand2" in Move / Add / Subtract, Compare, and Bitwise Groups.

Shift Code	Meaning	Notes
LSL constant	Logical Shift Left by constant bits	Zero fills; $0 \leq \text{constant} \leq 31$
LSR constant	Logical Shift Right by constant bits	Zero fills; $1 \leq \text{constant} \leq 32$
ASR constant	Arithmetic Shift Right by constant bits	Sign extends; $1 \leq \text{constant} \leq 32$
ROR constant	ROtate Right by constant bits	$1 \leq \text{constant} \leq 32$
RRX	Rotate Right eXtended (with carry) by 1 bit	

Addressing Modes for integer load and store instructions (LDR, STR, etc.):

Any of these may be used with all variations of LDR/STR except LDRD/STRD, which may not use Register Offset Mode.

Addressing Mode	Syntax	Meaning	Example
Immediate Offset	[R _n]	address = R _n	[R5]
	[R _n ,constant]	address = R _n + constant	[R5,100]
Register Offset	[R _n ,R _m]	address = R _n + R _m	[R4,R5]
	[R _n ,R _m ,LSL constant]	address = R _n + (R _m << constant)	[R4,R5,LSL 3]
Pre-Indexed	[R _n ,constant]!	R _n ← R _n + constant; address = R _n	[R5,100]!
Post-Indexed	[R _n],constant	address = R _n ; R _n ← R _n + constant	[R5],100

Condition Codes:

If appended to an FPU instruction within an IT block, the condition code precedes any extension. (E.g., VADDGT.F32)

Condition Code	CMP Meaning	VCMP Meaning	Requirements
EQ (Equal)	==	==	Z = 1
NE (Not Equal)	!=	!= or unordered	Z = 0
HS (Higher or Same)	unsigned ≥	≥ or unordered	C = 1 Note: Synonym for "CS" (Carry Set)
LO (Lower)	unsigned <	<	C = 0 Note: Synonym for "CC" (Carry Clear)
HI (Higher)	unsigned >	> or unordered	C = 1 && Z = 0
LS (Lower or Same)	unsigned ≤	≤	C = 0 Z = 1
GE (Greater Than or Equal)	signed ≥	≥	N = V
LT (Less Than)	signed <	< or unordered	N ≠ V
GT (Greater Than)	signed >	>	Z = 0 && N = V
LE (Less Than or Equal)	signed ≤	≤ or unordered	Z = 1 N ≠ V
CS (Carry Set)	unsigned ≥	≥ or unordered	C = 1 Note: Synonym for "HS" (Higher or Same)
CC (Carry Clear)	unsigned <	<	C = 0 Note: Synonym for "LO" (Lower)
MI (Minus)	negative	<	N = 1
PL (Plus)	non-negative	≥ or unordered	N = 0
VS (Overflow Set)	overflow	unordered	V = 1
VC (Overflow Clear)	no overflow	not unordered	V = 0
AL (Always)	unconditional	unconditional	Always true

- Notes:
1. This is only a partial list of the most commonly-used ARM Cortex-M4 instructions.
 2. Clock Cycle counts do not include delays due to stalls when an instruction must wait for the previous instruction to complete.
 3. There are magnitude restrictions on immediate constants; see ARM documentation for more information.